## REMARKS

The claims are claims 1, 2, 4, 5 and 7 to 11.

Claims 1, 4 and 7 are amended. Claim 1 is amended in response to the rejection under 35 U.S.C. 112 regarding antecedence. Claim 4 is amended to change "decode phase" to "instruction decode pipeline phase" to match the antecedent in earlier in claim 4. Claim 7 is amended to change "a decode" to "an instruction decode pipeline phase" to match the antecedent in claim 4.

Claims 1, 2, 4, 5 and 7 to 11 were rejected under 35 U.S.C. 103(a) as made obvious by the combination of Kling et al U.S. Patent No. 6,883,089 and Yamada et al U.S. Patent No. 6,877,087.

Claims 1 and 4 recite subject matter not made obvious by the combination of Kling et al and Yamada et al. Claim 1 recites "a scoreboard bit corresponding to each data register capable of serving as a predicate register, each scoreboard bit connected to said instruction decode unit to be set to a first digital state upon determining said corresponding data register is a destination for an instruction and connected to said plurality of functional units to be reset to a second digital state opposite to said first digital state upon functional unit write of a result to said corresponding data register." Claim 4 recites "setting a scoreboard bit to a first digital state upon determining a corresponding data register is a destination for an instruction; resetting a scoreboard bit to a second digital state opposite to said first digital state upon a write of a result to said corresponding data register." The Applicants respectfully submit that the scoreboard bit recited in claims 1 and 4 stores a different indication than the scoreboard bit of Kling et al. Claims 1 and 4 recite placing the scoreboard fit in a first digital state when a write is pending to the corresponding predicate register. This is recited as the "corresponding data register is a destination for an instruction." Claims 1 and 4 recite placing the scoreboard bit in a second digital state upon completion of the pending write. This is recited as "write of a result to said corresponding data register." The scoreboard of Kling et al indicates whether the operands and data in a predicate register are available. Kling states at column 3, lines 16 to 32:

"A scoreboard 170 indicates if the operands are ready. If any one of the source operands are not available the pipeline stalls. If an instruction is predicated (i.e. has a quarding predicate), the scoreboard 170 is checked next for the availability of the quarding predicate. If the quarding predicate is available, the guarding predicate is read from the register file 168 location containing the guarding predicate. If the quarding predicate is not available a simple machine would stall the pipeline. An enhanced machine of one embodiment could postpone stalling due to an unavailable quarding predicate until the completion of the execute stage 164. The execute stage 164 is the last chance of preventing a predicated-off result to be sent to following instructions via a result bypass network. In either case, a `false` quarding predicate causes the result of the instruction to be discarded while a 'true' predicate allows the result to be written to the register file 168 in the write back stage 166."

Kling et al fails to state what makes the operands or the data in the predicate register available or not available. Kling et al fails to teach placing the scoreboard bit in a first digital state upon detection of a write to a corresponding predicate register and placing the scoreboard bit in a second digital state upon write of a result to the corresponding predicate register. Accordingly, Kling et al fails to teach the scoreboard bit recited in claims 1 and 4 which clearly recite criteria for setting and clearing a scoreboard bit not taught in Kling et al. The FINAL REJECTION does not allege that Yamada et al makes obvious this subject matter. Accordingly, claims 1 and 4 are unobvious over the combination of Kling et al and Yamada et al.

Claims 1 and 4 recite subject matter not made obvious by the combination of Kling et al and Yamada et al. Claim 1 recites "each functional unit is further operative responsive to a predicate instruction during said instruction decode pipeline phase to nullify said predicate instruction of a following execution phase by operating at a reduced power state relative to normal instruction operation if said predicate register has said second state and said corresponding scoreboard bit has said second state." Claim 4 similarly recites "nullifying a predicate instruction for a following execution phase by operating said corresponding functional unit at a reduced power state relative to normal instruction operation if said corresponding predicate register has said second state and said corresponding scoreboard bit has said second state during a prior instruction decode pipeline phase." The FINAL REJECTION admits that Kling et al fails to teach this subject matter. The FINAL REJECTION cites Yamada et al at column 5, lines 46 to 54 as allegedly making this limitation obvious. This combination of Kling et al and Yamada et al fail to teach this limitation for four reasons.

Firstly, Kling et al fails to provide any teaching regarding operating at reduced power. Thus one skilled in the art would not be motivated to combine the teaching of Kling et al regarding predication with the teaching of Yamada et al regarding operating at reduced power.

Secondly, claims 1 and 4 recite a contingency not determined by Kling et al. Claims 1 and 4 recite the "predicate register has said second state and said corresponding scoreboard bit has said second state." Kling et al never considers the data in the predicate register and scoreboard bit together. In Kling et al the pipeline stalls an instruction if the scoreboard bit indicates an operand or the predicate register is unavailable during the instruction execution phase. In Kling et al the predicated

instruction writes the result to a register or re-order buffer if the predicate register has a first state and fails to write the result if the predicate register has a second state. Thus Kling et al never conditions any operation on the status of both the predicate register and the scoreboard bit as recited in claims 1 and 4.

Thirdly, the reduced power operation of Yamada et al is based upon a determination by the instruction stream and does not take into account data calculated at run time. The portion of Yamada et al cited in the FINAL REJECTION teaches reduced power operation in input latch 15, ALU 16 and output latch 17 upon detection of a NOP instruction. Such a NOP instruction must have been placed in the instruction stream upon instruction generation. Yamada et al also teaches at column 6, lines 34 to 59 placing floating-point input latch 22, floating-point data path 23 and floating-point output latch 24 in a low power state by outputting a NOP instruction from invalidation logic circuit 9 upon detection of an instruction operating only on ALU 16 and not operating on floating-point data path 23. This reduced power operation is also completely determined by the instruction stream upon instruction generation. Accordingly, one skilled in the art would not be motivated to employ the reduced power operation of Yamada et al with a system responsive to data values occurring while the system operates such as Kling et al.

Fourth and finally, the condition determination recited in claims 1 and 4 occurs at a different time than taught in Kling et al. The above quoted portions of claims 1 and 4 recite actions taken "during said instruction decode pipeline phase" (claim 1) and "during a prior instruction decode pipeline phase" (claim 4). The determination to distribute or discard the results of an instruction as determined by the predicate in Kling et al occurs at the end of the execution pipeline phase of the dependent

instruction. Since Yamada et al fails to teach any such data dependent determination, the combination of Kling et al and Yamada et al fail to make obvious claims 1 and 4.

Claim 4 recites further subject matter not made obvious by the combination of Kling et al and Yamada et al. Claim 4 recites three alternative results of instruction operation dependent upon the availability and state of the predicate register data. These are: performing a data processing operation "if said corresponding predicate data register has a first state"; nullifying a predicate instruction by not writing the result "if said corresponding predicate register has a second state opposite to said first state"; and nullifying a predicate instruction by operating at a reduced power state "if said corresponding predicate register has said second state and said corresponding scoreboard bit has said second state during a prior instruction decode pipeline phase." The above quoted portion of Kling et al (within the portion cited in the OFFICE ACTION as anticipating the nullifying instruction limitation in claim 1) teaches the first and second of these limitations of claim 4. The final limitation of operating at reduced power is a different limitation than discarding the result as taught in Kling et al and the second limitation of claim 4 not writing the result. The FINAL REJECTION does not allege that Yamada et al makes obvious this limitation. Thus this last limitation of claim 4 differs from and is not made obvious by the combination of Kling et al and Yamada et al.

Claims 2 and 5 recite subject matter not made obvious by the combination of Kling et al and Yamada et al. Claims 2 and 5 recite resetting "a scoreboard bit to a second digital state upon nullification of said instruction designating said corresponding data register as a destination operand data register." Regarding claim 2 the FINAL REJECTION states at page 6, lines 19 to 21:

"Note that the processor must update the scoreboard in response to nullifying an instruction. If the scoreboard is not updated, the processor could stall indefinitely waiting for operands to become available."

The FINAL REJECTION further states at page 9, lines 5 to 10:

"Examiner's statement in the previous Office Action was merely to show that the apparatus of Kling MUST reset said scoreboard bit to said second digital state upon nullification of said instruction. If this does not occur, the pipeline would stall indefinitely and normal operation could not continue. Examiner asserts that this feature is inherent in the invention of Kling. If an instruction writing to the predicate bit is nullified, the scoreboard MUST be updated to allow execution of dependent instructions."

The Applicants respectfully submit that Kling et al fails to teach that upon nullifying "an instruction writing to the predicate bit" "the scoreboard MUST be updated to allow execution of dependent instructions." Kling et al teaches that the scoreboard 170 indicates whether the operands and the guarding predicate are available. Kling et al fails to teach what conditions would make the guarding predicate unavailable. Accordingly, Kling et al does not teach that nullifying an instruction writing to a predicate register changes the status of the scoreboard bit. Kling et al only teaches that the scoreboard bit indicates availability of the operands and the guarding predicate. Thus Kling et al fails to teach the operation recited in claims 2 and 5.

In addition, claims 2 and 5 do not require this change of the scoreboard bit supposedly inherent in Kling et al to operate properly. As taught in the application at page 23, line 13 to page 6, line 8, the scoreboard bit is set upon detection of a write to the corresponding predicate register (page 23, lines 15 to 21) and reset upon either a commit of that write (page 23, lines 24 to 29) or a nullification of that write (page 23, line 29 to page 24, line

This application teaches that only an early nullification of the dependent instruction depends on the scoreboard bit. application teaches at page 25, line 20 to page 26, line 4 that if the early nullification decision cannot be made the instruction proceeds with the regular nullification decision. Claim 1 upon which claim 2 depends recites "said functional unit responsive to a predicate instruction to write said result to an instruction designated destination data register if said corresponding predicate data register has a first state and to nullify said instruction and not write said result if said predicate register has a second state opposite to said first state." Claim 4 upon which claim 5 depends recites "performing a data processing operation via a corresponding functional unit on at least one source operand recalled from at least one corresponding instruction designated source data register and producing a result in response to a predicate instruction designating a corresponding predicate data register and writing said result to an instruction designated destination data register if said corresponding predicate data register has a first state; nullifying a predicate instruction by not writing said result to the instruction designated destination data register via said corresponding functional unit if said corresponding predicate register has a second state opposite to said first state." These operations in base claims 1 and 4 are not dependent upon the status of the scoreboard bit. In Kling et al the scoreboard bit must indicate availability of the quarding predicate for his technique to operate. This application will continue to operate independent of the state of the scoreboard bit. This difference in operation between Kling et al and this invention as recited in claims 2 and 5 occurs because the scoreboard bit of this application differs from the scoreboard bit of Kling et al and is used for a different purpose. Because the scoreboard bit of this application differs from the scoreboard bit of Kling et al the resetting behavior differs. The FINAL REJECTION does not allege that any part of Yamada et al makes obvious this subject matter. Accordingly, claims 2 and 5 are allowable over the combination of Kling et al and Yamada et al.

Claim 7 recites subject matter not made obvious by the combination of Kling et al and Yamada et al. Claim 7 recites "scheduling via said compiler a last write to a data register before an instruction decode pipeline phase of a predicate instruction designating said data register as a predicate register." The FINAL REJECTION notes instructions 3 and 4 illustrated in Figure 2 of Kling et al as teaching this limitation. Figure 2 of Kling et al illustrates instruction 3 (cmp 0, R2 -> P1) writing to the predicate register P1 immediately prior to instruction 4 ([P1] add 5, R1 -> R1) guarded by the predicate. accordance with the teaching of both this application and Kling et al the "last write" to the predicate data register (instruction 3) thus occurs during the instruction decode pipeline phase of the use instruction (instruction 4). Kling et al fails to teach that any change to the predicate data register such as his instruction 3 must be scheduled before the decode phase of his predicate instruction 4. Accordingly, Kling et al fails to teach this limitation of claim 7. The FINAL REJECTION does not allege that any part of Yamada et al makes obvious this subject matter. Accordingly, claim 7 is allowable over Kling et al.

Claims 8 to 11 are allowable by dependence upon respective allowable base claims 1 and 4.

The Applicants respectfully request entry and consideration of this amendment. Entry of this amendment is proper at this time because the amendment serves only to clarify subject matter previously recited. Thus no new search or reconsideration is required.

The Applicants respectfully submit that all the present claims are allowable for the reasons set forth above. Therefore early entry of this amendment, reconsideration and advance to issue are respectfully requested.

If the Examiner has any questions or other correspondence regarding this application, Applicants request that the Examiner contact Applicants' attorney at the below listed telephone number and address to facilitate prosecution.

Texas Instruments Incorporated Respectfully submitted, P.O. Box 655474 M/S 3999 Dallas, Texas 75265 (972) 917-5290

Fax: (972) 917-4418

/Robert D. Marshall, Jr./ Robert D. Marshall, Jr. Req. No. 28,527